

STANDARDS IN HPC

Reloaded

TABLE OF CONTENTS

OPENCL ON THE MOVE

Constantly improving

5/15/2023

GPU-Day 2023 – Budapest, Hungary

3

SYCL ON THE MOVE

Rapid progress

5/15/2023

GPU-Day 2023 – Budapest, Hungary

9

OPENCL & SYCL

What is the fundamental difference?

5/15/2023

GPU-Day 2023 – Budapest, Hungary

16

OPENCL ON THE MOVE


Constantly improving

NOT L'ART POUR L'ART



OPENCL ON THE
MOVE

IMPROVING BIT BY BIT

- [OpenCL SDK](#) serves as a „one-stop shop” for devs
 - Initial batch of native samples & utilities awarded to Stream
- The Khronos OpenCL Work-Group continues to improve this SDK
 - Second round of major improvements also awarded to Stream 
 - Expectation is to land improvements throughout the summer
- Quarterly spec updates
 - Clarification, bug fixes
 - New features

NEW EXTENSIONS

- [cl_khr_semaphore](#)
 - A new mutable, reusable sync primitive
- [cl_khr_external_semaphore](#)
 - Import/export semaphore sync primitives of/with other APIs
- [cl_khr_external_memory](#)
 - Import/export buffers and images of/with other APIs
- [cl_khr_command_buffer](#)
 - Record a series of commands for faster replay
 - [cl_khr_command_buffer_mutable_dispatch](#)
 - [cl_khr_command_buffer_multi_device](#)

ADVISORY PANEL

- Group of OpenCL experts from both industry and academia
- Participation is free of charge
- Members get access to
 - Working drafts of the spec
 - Internal discussion materials
 - Direct channel of communication with the WG
- Infrequent panel meetings

- If interested, reach out to the AP liaison
 - mate@streamhpc.com

- Project of Tampere University, Argonne National Laboratory et al.
- HIP implementation running on SPIRV-enabled OpenCL runtimes
- Project available on [GitHub](#)

SYCL ON THE MOVE

Rapid progress

THE COOL KID IN TOWN

- [IWOCCL 2023 conference program](#)
 - Ctrl+F, SYCL, 92-hits
 - Not 92 talks, but the vast majority
- OpenCL comes in as a distant second
- Interpretation?
 - OpenCL is far more fleshed out, needs less foundational work
 - Discrepancy not visible in current research

Tags Results
OpenCL PyOpenCL OpenCL

Authors Results
Khronos OpenCL Working Group

Posts

Pulsar search acceleration using FPGAs and OpenCL templates Jan, 29
The Square Kilometre Array (SKA) is the world's largest radio telescope currently under construction, and will employ elaborate signal processing to detect new pulsars, i.e. highly magnetised rotating neutron stars. This paper addresses the acceleration of demanding computations for this pulsar search on Field-Programmable Gate Arrays (FPGAs) using a new high-level design process based on [...] **OpenCL**

Implementation of a motion estimation algorithm for Intel FPGAs using OpenCL Jan, 29
Motion Estimation is one of the main tasks behind any video encoder. It is a computationally costly task; therefore, it is usually delegated to specific or reconfigurable hardware, such as FPGAs. Over the years, multiple FPGA implementations have been developed, mainly using hardware description languages such as Verilog or VHDL. Since programming using hardware description [...] **OpenCL**


Efficient OpenCL system integration of non-blocking FPGA accelerators Jan, 22
OpenCL functions as a portability layer for diverse heterogeneous hardware platforms including CPUs, GPUs, FPGAs, and hardware accelerators. However, OpenCL programs utilizing multiple of these devices in the same computing platform suffer from poor coordination between OpenCL implementations of different hardware vendors. This paper proposes a vendor-independent open source method for integrating custom FPGA accelerators [...] **OpenCL**

Design Space Exploration of Concurrency Mapping to FPGAs in Weather and Climate Applications with Xilinx SDSoc OpenCL, SDSoc C++ and Vivad Nov, 27
Recent years have seen increased interest from the HPC community in Field Programmable Gate Arrays (FPGAs) as an alternative/additional accelerator. This has been largely due to the slowdown in the transistor scaling and the difficulty of getting performance improvement and energy efficiency from the current processing solutions. General (scientific) software programmers have shied away from [...] **OpenCL**

<https://hgpu.org/?s=opencl>

- Adoption of SYCL 1.2.1 was held back by the adoption of SPIR-V across the OpenCL ecosystem
- SYCL 2020 introduces
 - Non-OpenCL back-ends via generic interop system
 - Universal Shared Memory to capture host-side memory
 - Improved buffer, accessor, host-task interfaces
 - Built-in device-side algorithms
 - Minimally C++17 conformant

<https://github.com/OpenSYCL/OpenSYCL/>



SYCL ON THE MOVE

UNIFIED SHARED MEMORY

- UVA, SVM, USM... all the same
 - Or are they?

SYCL ON THE
MOVE

Table 100. Characteristics of the different kinds of USM allocation

Allocation Type	Initial Location	Accessible By		Migratable To	
device	device	host	No	host	No
		device	Yes	device	N/A
		Another device	Optional (P2P)	Another device	No
host	host	host	Yes	host	N/A
		Any device	Yes	device	No
shared	Unspecified	host	Yes	host	Yes
		device	Yes	device	Yes
		Another device	Optional	Another device	Optional

<https://registry.khronos.org/SYCL/specs/sycl-2020/html/sycl-2020.html#sec:usm>

UNIFIED SHARED MEMORY

SYCL ON THE
MOVE

Table 100. Characteristics of the different kinds of USM allocation

Allocation Type	Initial Location	Accessible By		Migratable To	
device	device	host	No	host	No
		device	Yes	device	N/A
		Another device	Optional (P2P)	Another device	No
host	host	host	Yes	host	N/A
		Any device	Yes	device	No
shared	Unspecified	host	Yes	host	Yes
		device	Yes	device	Yes
		Another device	Optional	Another device	Optional

cu/hipMalloc()

Pinned memory

cu/hipManagedMalloc()

SVMalloc()

- UVA, SVM, USM... all the same
 - Or are they?
- These allocator types unify existing features sets

<https://registry.khronos.org/SYCL/specs/sycl-2020/html/sycl-2020.html#sec:usm>

- GROMACS development team prefers open standards
- AMD prefers HIP back-end
 - Rule out 3rd party defects
- AMD benefits from the SYCL back-end
 - Reduce maintenance cost of HIP back-end
 - Can draw inspiration from for optimization ideas
- Stream HPC improving the HIP back-end
 - [Use hipSYCL macros for hip source interoperability](#)
 - [Add VkFFT to hipSYCL HIP backend](#)
 - [Add CDNA II optimized float3 implementation](#)
- GROMACS improving SYCL back-end based on HIP
 - [SYCL listed forces: optimize parameter passing](#)

GROMACS > GROMACS > Merge requests > !3496

SYCL listed forces: optimize parameter passing

Code ▾

Merged Andrey Alekseenko requested to merge [aa-gfx90a-do-weird-indexing](#) into [release-2023](#) 3 months ago

Overview 12 Commits 5 Pipelines 0 Changes 2

All threads resolved! ⋮

Compared to 2023.0, using ADH cubic. Speed-up of "Bonded" kernels:

	F-only	FV
hipSYCL 0.9.4, ROCm 5.2.5, bundled Clang, gfx90a	2.67	2.33
hipSYCL 0.9.4, ROCm 5.4.1, Clang 15.0.7, gfx1034	1.94	1.56
hipSYCL 0.9.4, CUDA 11.8, Clang 15.0.7, sm_86	1.00	1.00
InteLLVM nightly 2023-02-06, CUDA 11.8, sm_86	4.09	1.55
oneAPI 2023.0, Intel Arc 770	1.29	1.01
oneAPI 2023.0, Ponte Vecchio	1.10	~1

Based on AMD/StreamHPC optimization.

Refs [#3928](#) (closed), [#4593](#)

https://gitlab.com/gromacs/gromacs/-/merge_requests/3496

SYCL ON THE
MOVE

OPENCL & SYCL

What is the fundamental difference?

WHAT IS THE BIG DIFFERENCE?

Host side

Device side




OPENCL & SYCL

WHAT IS THE BIG DIFFERENCE?

Host side

Device side





OPENCL & SYCL

WHAT IS THE BIG DIFFERENCE?

Host side

Device side





OPENCL & SYCL

WHAT IS THE BIG DIFFERENCE?


Host side

Device side



OPENCL & SYCL

WHAT IS THE BIG DIFFERENCE?



WE'RE HIRING

<https://streamhpc.com/jobs/>

THANK YOU FOR YOUR
ATTENTION